junyeokk.dev
junyeokk.dev
/
digital design
Search

digital design

digital design
01 Overview of Digital Design with Verilog HDL
๐Ÿ”ฎ
01 Overview of Digital Design with Verilog HDL
02 Hierarchical Modeling Concepts
๐Ÿ”ฎ
02 Hierarchical Modeling Concepts
03 Basic Concepts
๐Ÿ”ฎ
03 Basic Concepts
04 Modules and Ports
๐Ÿ”ฎ
04 Modules and Ports
05 Gate-Level Modeling
๐Ÿ”ฎ
05 Gate-Level Modeling
06 Dataflow Modeling
๐Ÿ”ฎ
06 Dataflow Modeling
07 Behavioral Modeling
๐Ÿ”ฎ
07 Behavioral Modeling
08 Tasks and Functions
๐Ÿ”ฎ
08 Tasks and Functions
09 Useful Modeling Techniques
๐Ÿ”ฎ
09 Useful Modeling Techniques
10 Timing and Delays
๐Ÿ”ฎ
10 Timing and Delays
12 User-Defined Primitives
๐Ÿ”ฎ
12 User-Defined Primitives
ย 
Copyright 2022 Junhyeok CHAE